21st November 2006

Memories & MEMS Offer Potential Killer Applications for SOI

Silicon-On-Insulator (SOI) has become the core material for high-end microprocessors and other cutting-edge chips. Despite adoption deterrents, emerging applications such as capacitor-less memory, electronics for by-wire technology, bipolar CMOS (BiCMOS), radio frequency identification (RFID), and micro-electro-mechanical-system (MEMS) expect to increase demand for SOI wafers in near future, according to Frost and Sullivan.

Historically, chip manufacturers have bypassed SOI due to the lack of intellectual property (IP) designs for easy implementation and integration of SOI with standard CMOS processes in the industry. The high cost of SOI has also been an issue.

"The semiconductor industry is constantly struggling to meet demands for faster speed and lower power consumption, and SOI technology is playing an important role in achieving the scaling objective," says Frost & Sullivan Research Analyst Dr. Jayson Koh. "SOI designs can reduce parasitic capacitance tremendously and boost the current drive by reducing losses through leakages. It also allows devices to be packed closer through good device insulation."

Reduced junction capacitances and body effect result in SOI speed improvement. This improvement is equivalent to a speed difference between two back-to-back technology nodes. Thus, SOI technology enables products built on SOI wafers to be one generation ahead of the same products on bulk CMOS process. In addition, SOI is better suited for low-power and low-voltage applications than bulk silicon because of low parasitic junction capacitance and superior transistor on-off characteristics.

However, the high costs of SOI wafers have kept cost-sensitive applications at bay. Typical cost increase for switching to SOI wafers is in the range of 10 to 20 percent. On the other hand, supply for wafers has always been a problem. The current global SOI wafer supply is too low and monopolized by a few small manufacturers.

"Chip manufacturers are concerned with the reliability of the supply and cost of SOI wafers, as significant risks are involved if the supply is not steady," notes Koh. "This would be especially detrimental during high-volume production, as production schedules in the semiconductor industry are extremely tight."

However, the situation is improving. Supply is likely to increase with the licensing of more SOI manufacturing technology and new fabs slated for production. Moreover, cost has fallen over the years due to growing competition and volume. Increasing number of lithography and processing steps have also significantly raised manufacturing costs of wafers, which reduces the negative impact of high SOI wafer price.

Frost & Sullivan's "Emerging Trends in SOI Technology" study provides analyses of CMOS-SOI, novel SOI devices, SOI-MEMS, capacitor-less memory, micro-opto-electro-mechanical-system (MOEMS), III-V compound materials-on-insulator and others. The report is part of the Semiconductors Subscription, and it includes key drivers, challenges, restraints, analysis, and forecasts of technologies that may shape the future of the semiconductor testing industry. In this study, Frost & Sullivan's expert analysts thoroughly examine the following markets: semiconductor device and semiconductor manufacturing.


Web: www.frost.com








 

 




 




 
 


Send your comments to webmaster.
III-Vs Review© Copyright 2006, Elsevier Ltd, All rights reserved.
Your use of this service is governed by Terms and Conditions.
Please review our Privacy Policy for details on how we protect information that you supply.